The maximum number of products that can be compared is 4. Please refine your selection.
Please select the products to be compared from same category.
These upgrades are guaranteed compatible when you order from Crucial.com
Processors with a QPI speed of 6.4GT/s will run memory at 1066MHz Processors with a QPI speed of 4.8GT/s will run memory at 800 MHz Two on-chip memory controllers provide ample memory bandwidth and memory capacity for demanding enterprise applications: Each memory controller manages two Intel® Scalable Memory Interconnect (Intel® SMI) channels, operated in lockstep, and a Intel® 7500 Scalable Memory Buffer, an Intel SMI-DDR3 bridge, on each Intel SMI channel. Total of four Intel SMI channels Support for up to 16 DDR3 DIMMs per socket. Four DIMMs per Intel 7500 Scalable Memory Buffer Support for DDR-3 800, 978, 1067 MHz memory speeds Support for 1, 2 and 4 Gigabit DRAM technology Support for up to 32 GB Quad Rank DIMM Support low voltage LV-RDIMMs (also called DDR3L) Support for 1.5 V/1.35 V High Density Reduced Load RDIMMs (also called LRDIMM, which is Load Reduced DIMM) DDR3 protocol, with operating DDR frequency of 800-1067 1GB to 32GB DIMM 1Gb, 2Gb, and 4Gb (x4 and x8) devices Single, Dual and Quad-rank DIMM support Minimum size of 2 GB per Mbox (2 channels, 1 DIMM per channel, 1 Gb x8 devices, single rank DIMMs=1 GB DIMMs) Support for four and eight banks Supports two Intel SMI channel channels operating in lockstep. Each Intel SMI channel is connected to a Intel 7500 Scalable Memory Buffer (Intel SMI-DDR3 bridge). A maximum of 32 ranks per locked-step pair of Intel SMI links. (16 ranks per Intel SMI channel). Mixing of DIMM types is allowed (with a maximum of four types per channel) as long as each of the two lock-stepped channels are populated identically. No variable latency access within an Intel SMI channel is supported. The latency of all DIMMs is equalized to the latency of the last DIMM. Maximum eight DIMMs per memory controller. (Four DIMMS per Intel 7500 Scalable Memory Buffer.) Double Device Data Correction (DDDC) is only supported for DIMMs with X4 devices. Single Device Data Correction (SDDC) is supported for both X4 and X8 devices. Also, all ranks will need to default to SDDC if there is a mix of X4 and X8 DIMMs behind a memory controller
Maximum Memory: 4TB
*Not to exceed manufacturer supported memory.